Reg. No. :

## Question Paper Code: 51201

B.E./B.Tech. DEGREE EXAMINATION, APRIL/MAY 2015.

Third Semester

**Electronics and Communication Engineering** 

EC 1201 — DIGITAL ELECTRONICS

(Regulation 2008)

Time : Three hours

Maximum : 100 marks

Answer ALL questions.

PART A — 
$$(10 \times 2 = 20 \text{ marks})$$

1. Prove the Boolean theorems :  $x + x = x, x \cdot x = x$ .

2. What are don't care minterms? State the use of don't care minterms.

3. What do you mean by weighted code? Give an example.

4. Draw the symbol and Truth Table for J-K filp-flop.

5. Draw the logic diagram and give the truth table of half subtractor.

6. State the principle of parity checker.

7. Draw the logic diagram of D flipflop using NAND gates.

8. How does JK filip flop differ from an S-R flip flop in its basic operation?

9. Enumerate the types of ROMs.

10. Compare PAL and PLA devices.

PART B —  $(5 \times 16 = 80 \text{ marks})$ 

- 11. (a) (i) With suitable examples, explain the conversion of standard forms to canonical forms of Boolean expression. (5)
  - (ii) Implement the given Boolean function F = xy + x'y' + y'z using with NAND and inverter gates. (6)
  - (iii) Verify, whether or not Exclusive OR operation is commutative and associative.(5)

Or

	(b)	(i)	Show the five variable Karnaugh map and explain the minimizat technique.	ion (8)
		(ii)	Minimize the given Boolean function using Karnaugh map.	
			$F(A, B, C, D) = \sum (0, 2, 3, 5, 7, 8, 9, 10, 11, 13, 15).$	(8)
12.	(a)	Dra the	w the circuit of TTL NAND gate and explain its operation. Comp TTL and ECL logic families.	are 16)
	Or			
	(b)	(i)	Write a detailed technical note on the interfacing of CMOS and T families.	TL (8)
		(ii)	Explain the switching operation and characteristics of PN junct diode.	ion (8)
13.	(a)	(i)	Design and implement an $8 \times 1$ multiplexer using suitable gates.	(8)
		(ii)	Design a 3 bit parity generator and checker circuit.	(8)
Or				
	(b)	(i)	Design and implement full subtractor using suitable gates.	(8)
		(ii)	Design the logic diagram of magnitude comparator to compare t binary variables A and B accompanied by 3 bits each.	wo (8)
14.	(a)	(i)	Explain the following terms :	(8)
			(1) Critical race	
			(2) Hazard	
			(3) Flow table and flow table reduction	
			(4) Non critical race.	
		(ii)	Explain the different modes of operation of asynchronous circuits.	.(8)
Or				
	(b)	(i)	Explain the procedure of analyzing asynchronous sequent circuit.	ial (8)
		(ii)	Explain 4 bit serial in serial out shift register with diagram.	(8)
15.	(a)	Disc	uss the Programmable Logic Array (PLA).	16)
6			Or	
(b) Explain the following :			ain the following :	
		(i)	Static RAM cell.	(8)
		(ii)	Field Programmable Gate Arrays (FPGA).	(8)